




FIG. 2












FIG. 4 (a)

INPUT TERMINAL T1	PROCESSING A	INPUT PORT P2
INPUT TERMINAL T2	PROCESSING B	INPUT PORT P3
INPUT TERMINAL T3	PROCESSING C	INPUT PORT P1

FIG. 4 (b)

INPUT TERMINAL T1	SWITCH S11	SWITCH S21	SWITCH S31	SWITCH S42
INPUT TERMINAL T2	SWITCH S12	SWITCH S22	SWITCH S32	SWITCH S43
INPUT TERMINAL T3	SWITCH S13	SWITCH S23	SWITCH S33	SWITCH S41

FIG. 5 (a)

INPUT TERMINAL T1	PROCESSING B	INPUT PORT P2
INPUT TERMINAL T2	PROCESSING A	INPUT PORT P3
INPUT TERMINAL T3	PROCESSING C	INPUT PORT P1

FIG. 5 (b)

INPUT TERMINAL T1	SWITCH S11	SWITCH S22	SWITCH S32	SWITCH S42
INPUT TERMINAL T2	SWITCH S12	SWITCH S21	SWITCH S31	SWITCH S43
INPUT TERMINAL T3	SWITCH S13	SWITCH S23	SWITCH S33	SWITCH S41

FIG. 6




FIG. 7





FIG. 9






FIG. 11





FIG. 12









FIG. 14


	T	7	
:			
PROCESSING D	PERMIT	PERMIT	NOT PERMITTED
PROCESSING C	PERMIT	NOT PERMITTED	NOT PERMITTED
PROCESSING B	PERMIT	NOT PERMITTED	NOT PERMITTED
PROCESSING A	PERMIT	PERMIT	NOT PERMITTED
	AUTHORITY LEVEL 2	AUTHORITY LEVEL 1	AUTHORITY LEVEL 0


16/26






















FIG. 24








FIG. 26